

Technical Manual

Commodore PC 40



Commodore

Table of contents

1. Introduction.....	2
2. Features	2
2.1 DIP switch setting	4
2.2 Power connector	7
2.3 Battery and keyboard connector.....	9
2.4 Variable capacitor	9
2.5 Configuration	10
2.6 Functional Description	11
2.7 Timer and Refresh.....	13
2.8 Interrupt.....	13
2.9 DMA	15
2.10 System Block.....	16
2.11 Specifications	17
2.12 I/O address map	18
2.13 System memory map.....	19
2.14 62-pin slot pin-out	20
2.15 I/O channel signal description	23
2.16 Jumper setting for speed and RAM configuration	28

1. Introduction

The main board is a high performance 16-bit system board, which is hardware compatible with the IBM PC/AT. The standard operating system is MS-DOS version 3.x. Multi-user and multi-tasking functions are supported under the UNIX operating system.

2. Features

- 80286 (10 MHz) microprocessor to support memory-management and virtual memory functions.
 - 16 megabytes physical memory range (24-bit address bus).
 - ROM-based automatic power-on self-test of system components.
 - 1 MB on-board DRAM
- Eight I/O expansion slots for 8-bit and 16-bit peripherals.
- Seven DMA channels.
 - Three programmable timers.
 - 15 interrupt levels

- System clock/calendar system configuration, CMOS RAM and battery back-up. (Motorola MC 146818).
- Bi-directional keyboard interface.
- Buzzer for sound system and LED for power-on indication.
- Socket for the 80287 mathematical co-processor.

Main board input current:


Voltage	Ampere
+ 5V	7A
- 5V	0A
+12V	0A
-12V	0A

2.2 DIP switch setting

There is only one eight-position DIP switch block on the system board, located on the left side near to the expansion slots. The DIP switch is called U107.


DIP switch setting for display monitor type:

- a) if you use color video monitor, flip the DIP switch 4 to the side marked COL(for colour).



picture 1


- b) If you use monochrome video monitor, flip the DIP switch to the side marked MON (for monochrome).



Picture 2


DIP switch setting for memory chip type:

- a) If you use the 27128, tip the DIP switches to the side marked with 128.



Picture 3

- b) If you use the 27256, tip the DIP switches to the side marked with 256.




Picture 4

2.2 Power connector


On the main board, near the upper right corner, there are two power supply connectors. The on-board location is labeled J3. The pin functions are:

Pin No.	Description
1	Power good
2	+ 5V
3	+12V
4	-12V
5	GND
6	GND
7	GND
8	GND
9	- 5V
10	+ 5V
11	+ 5V
12	+ 5V

Connect two of the connectors from the power supply into the main board as shown in the following figure. When plugging, be careful of their orientation. Each power connector is keyed to avoid mismatching. If the plug does not go in easily, turn it over and retry, or try plugging it into another.



Picture 5



Picture 6

2.3 Battery and Jumper J2

The battery connector is located on J4. (See Picture 6). The pin functions are as given below:

Pin No.	Description
1	+ 6V
2	not connected
3	GND
4	GND


Jumper J2 (pin-out)

Pin No.	Description
0	Reset
1	Low/High speed status
2	not connected
3	GND
4	Keylock (keyboard inhibit)
5	GND


2.4 Variable capacity

- If there is no color, adjust the color burst signal at VC1.
- Should the real-time clock keep inaccurate time, it can be corrected by adjusting the variable capacity at VC2.

2.5 Configuration




2.6 Functional description



Local-Bus:

82284:	Clock Generator
80286:	CPU/80287:NPX
82288:	Bus Controller



System-Bus:

ADDR BUS:	SA0 - SA19
DATA BUS:	SD0 - SD15
CNTL BUS:	IOR/W, MR/W

DATA CONVERT


LD0 - 7	Access SD0 - SD7
LD8 - 15	Access SD0 - 7
LD0 - 15	Access SD0 - 7
(16-bit Bus <--> 8-bit Device)	

2.7 Timer and Refresh

8254 : System time base
 Sound system
 Refresh request


74590: 8-bit counter, support
 refresh address

CPU hold when refresh-req.




2.8 Interrupt

8259 PIC x 2
CASCADE MODE,
SUPPORT 15 LEVEL.



2.9 DMA



8237 DMA x 2 (CASCADE MODE)

Support 7 channels:

3 for 16-bit I/O <--> 16-bit bus mem


4 for 8-bit I/O <--> 8/16-bit bus mem

when DMA cycle,

LA17 - 23 come from 74LS612, (page-reg)

XA0 - 16 come from 8237

2.10 System Block



2.11 Specifications

1. CPU:
80286, 10 MHz real and protected modes.
2. DMA:
8237 x 2 (3 MHz), 7 DMA channels
3. IPC:
8259 x 2 (15 interrupt levels)
4. Timer:
8254 x 1 (3 channels)
5. ROM:
27256 x 2 or 27128 x 4 (maximum 128 KB) four built-in 28 pin socket. In high speed mode ROM access time must not be less than 150 ns.
6. Backup:
146818 x 1 (CMOS RAM and Clock/Calendar)
7. Co-processor:
80287 x 1 numerical co-processor
8. Keyboard controller:
8742 x 1 bi-directional serial interface
9. Slot:
 - 62-pin connector x 2 for 8-bit devices
 - 62-pin and 32-pin connectors x 6 for 8/16-bit devices
10. Operational Bus Cycle:
 - Normal cycle = 3 clock (1 TS + 2 TC) (1 wait)
 - 8-bit bus <--> 8-bit device = 6 CLK (4 wait states)
 - 16-bit bus <--> 16-bit device = 12 CLK (10 wait states)

11. **Bus:**
24 address lines (16 MB) and 16-bit data line.
12. **RAM:** 512 Kbytes DRAM (41256 x 18). IN high speed mode, access time must not be less than 120 ns.

2.12 I/O Address map


HEX range	Device
000 - 01f	DMA controller-1, 8237
020 - 03f	Interrupt controller-1, 8259
040 - 05f	Timer, 8254
060 - 06f	Keyboard controller, 8742
070 - 07f	Real-time clock, NMI mask
080 - 09f	DMA page register, 74LS612
0a0 - 0bf	Interrupt controller, 28259
0c0 - 0df	DMA controller-2, 8237
0f0 -	Clear 80287 busy
0f1 -	Reset 80287
0f8 - 0ff	

2.13 System memory map:

Address	Name	Function
000000	640 KB system	512 KB RAM (built-in) or 128 KB RAM card
09FFFF	Memory	
0A0000	128 KB video	reserved for graphics display
0BFFFF	RAM	Buffer
0C0000	128 KB I/O expansion	reserved for ROM on I/O adapters
0DFFFF	ROM	
0E0000	128 KB	0E0000 - 0EFFFF reserved on board
0FFFFFFF	System ROM	0F0000 - 0FFFFFFF 64 KB ROM
100000	Maximum memory	I/O channel memory expansion option
FDFFFF	15 MB	
FE0000	128 KB system	select to the same
FFFFFFF	ROM	ROM as AE0000 - 0FFFFFFF

2.14 62- and 36-pin slot pin-out


Below is a figure showing the I/O channel connectors. These connectors have eight 62-pin and six 36-pin edge connector sockets.




Picture 8

Please note that the 36-pin connector is not present in two positions on the I/O channel. These positions only support 62-pin I/O bus adaptors.

Below is a figure showing the pin number and assignment for the I/O channel connectors slot 1 to slot 8.



Below is a figure showing the pin numbering for the I/O channel connectors slot 10 to slot 14 and slot 16.



Picture 10

2.15 I/O channel signal description

Below are the descriptions of the system board's I/O channel signals. The signal lines are TTL-compatible. The I/O adapters are designed with a maximum of 2 low-power Shottky (LS) loads per line.

SA0 - SA19 (I/O)

These address bits address memory and I/O devices within the system. The lines, in addition to LA17 - LA23, provide up to 16 MB of memory access. SA0 - 19 are gated on the system bus when 'bale' is high and are latched on the falling edge of 'bale'.

The signals are generated by the microprocessor or DMA controller, as well as by other such devices on the I/O channel.

LA17 - LA23 (I/O)

These signals address memory and I/O devices within the system, provide up to 16 MB of addressability and are valid when 'bale' is high. They are not latched during microprocessor cycles, so do not stay valid for the whole cycle. They are to generate memory decodes for 1 wait-state memory cycles. The decodes should be latched by I/O adapters on the falling edge of 'bale'.

Reset drive (0)

This is used to reset or initialize system logic during power-up time and during a low-line voltage outage. It is active high.

Clock

An 8-MHz system clock, it is a synchronous microprocessor cycle clock with a cycle time of 167 ns and has a 50% duty cycle. It should only be used for synchronization and is not intended for fixed frequency.

Bale (0) (buffered)

This is provided by the 82288 bus controller and is used to latch valid addresses and memory decodes from the microprocessor. It is available to the I/O channel as an indicator of a valid microprocessor or DMA address when used with 'AEN'. 'Bale' is forced high during DMA cycles.

SD0 - SD15 (I/O)

These give bus bits 0 - 15 for microprocessor, memory and I/O devices. All 8-bit devices should use D0 - D7 for communications to the microprocessor, while 16-bit devices use D0 - D15.

I/O check (I)

This gives the system board parity information about memory and devices on the I/O channel. It indicates an uncorrectable system error when active.

I/O channel ready (I)

This pulled low by a memory or I/O device to lengthen their cycles. Any slow device on this line should drive it low as soon as it detects a valid address and a R/W command. Do not hold this signal low for more than 2,5 microseconds.

IRQ-7, IRQ-12 and IRQ-15

These interrupt requests signal the microprocessor that an I/O device needs attention. IRQ9 - 12 and IRQ14 - 15 have highest priority (9 is highest) and 3 - 7 have lowest priority (7 is lowest). Interrupt requests are generated when an IRQ line is raised from low to high. The line must be held high until the microprocessor acknowledges the interrupt request.

I/O Read and Write

These signals tell an I/O device to drive their data onto data bus. They may be driven by any microprocessor or DMA controller in the system. Both signals are active low.

SMEMR(O), MEMR((I/O) and SMEMW(O), MEMW(I/O)

The first two signals tell the memory devices to drive the data onto data bus, while the last two tell the memory devices to store the data present on the data bus. SMEMR and SMEMW are active only when the memory decode is within the low 1 MB of the memory space. MEMR and MEMW may be driven by any microprocessor or DMA controller in the system. SMEMR and SMEMW are derived from MEMR and MEMW, respectively, and the decode of the low 1 MB of memory. All of these signals are active low.

DRQ0 - 3 and DRQ5 - 7 (I)

These DMA requests are asynchronous channel requests used by peripheral devices and the I/O channel microprocessors to gain DMA service or control of system. DRQ0 has highest priority and DRQ7 has the lowest. A request is generated by bringing a DRQ line to an active level. The lines must be held high until the corresponding DMA request acknowledge goes active. DRQ5 - 7 perform 16-bit transfers.

Dack0 - 3 and Dack5 - 7 (O)

These DMA acknowledge requests are active low and are used to acknowledge DMA requests 0 - 7.

AEN

Address enable is used to degate the microprocessor and other devices from the I/O channel to allow DMA transfers to take place. When AEN is active the DMA controller has control of the address bus and the data-bus Read and Write command lines (memory and I/O).

Refresh (I/O)

This signal is used to show a refresh cycle and can be driven by a microprocessor on the I/O channel.

Terminal/Count (O)

Terminal count gives a pulse when terminal count for any DMA channel is realized.

Sbhe (I/O)

The Bus High Enable system shows a transfer of data on the upper byte of the data bus, SD8 - 15. Sixteen-bit devices use this system to condition data bus buffers tied to SD8 - 15.

Master (I)

This is used with a DRQ line to gain control of the system. A processor or DMA controller on the I/O channel may issue a DRQ to a DMA channel in cascade mode and get a DACK. An I/O microprocessor might pull this signal low when it receives the DACK so it can control the system address, data and control lines. When MASTER is low, the I/O microprocessor must wait one clock period before driving the address and data lines, and two clock periods before issuing a Read or Write command. System memory may be lost if this signal is held low for more than 15 microseconds.

Mem CS16 and I/O CS16 (I)

Memory 16 Chip Select and I/O 16-bit Chip Select tell the system board if the present data transfer is a 1 wait-state, 16-bit, memory or I/O cycle. Mem CS16 must be derived from the decode of LA17 - 23, while I/O CS16 is derived from an address code. I/O CS16 is active low. Both of these selects should be driven with an open collector or tristate driver capable of sinking 20 mA.

Osc (O)

The Oscillator is a high speed clock with a period of 70 nanoseconds (14,3181 MHz). It is not synchronous with the system clock. It has a 50% duty cycle.

2.16 Jumper setting for speed and RAM configuration

a) Jumper setting for speed

Speed: The operating speed of the system is switchable between 6 MHz and 10 MHz.

The clock processing speed can be changed by one of the following methods.

1. The operating speed can be switched by inserting a short plug to the 3-pin jumper JP11 on the system board. The location of JP11 is shown in the picture 11 below.


When the shorting plug is inserted nearer to the position marked N, the normal speed mode is selected. Inserting the plug nearer to the position marked H, selects the high speed mode. See picture 11 below.

2. Pressing the three keys, CTRL - ALT - +, together switches the system from the current to the other speed mode. This method may only work, if no keyboard driver is installed.

The jumper JP1 is used to generate a 1 wait state in memory cycle in case the system is switched to normal speed. When using high speed the jumper position doesn't matter.

JP1 in position A: no wait state in memory cycle

JP1 in position B: one wait state in memory cycle



Picture 11

b) Jumper setting for RAM configuration

Memory: 1 MB on-board DRAM

In the picture 11 above, the jumper module JP8 is used to set the system to match the amount of RAM installed on the system board. For example, when the system is installed with a total of 512 KB of RAM, the shorting plugs are inserted to locations 1 and 4 of JP8.

Note: If you expand the RAM to 1 MB, the DOS can only manage the range of 512/640 KB on board. The additional 512 KB RAM is addressed by special 80286 commands.

A few programs use this range for data memory or as a RAM drive (see DOS 3.2 manual).

The jumper JP7 is used to change the base memory size from 512 KB to 256 KB in case that jumper JP8 is in position marked with 512. The following table shows the RAM size:


position JP7 JP8		base size	external size
B	512	256 KB	0 KB
A	512	512 KB	0 KB
A	640	640 KB	0 KB
A	1M	512 KB	512 KB

Note: If you change the system configuration you have to run the set-up program to correct the system's information.

IBM PC/AT is a trademark of International Business Machines.

MS-DOS is a trademark of Microsoft Corporation.

UNIX is a trademark of Bell Laboratories.



MULTI TECH

TITLE: MPF-PC/S06-2

UNIT OR NOTHER	SHEET 1 OF 14
----------------	---------------


ASSEMBLY BOARD	
TRAINING NO	PCB NO


DRAWING NO	658.10801.01	FILE NO	P305065-2
------------	--------------	---------	-----------

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----

267	267
-----	-----


						
---	---	---	---	---	---	---






MULTITECH			
TITLE: MPF-PC/966-2			
UNIT OR MOTHER			
ASSEMBLY BOARD			
DRAWING NO. PCB NO.			
658.10004.01 P38665-2			
APPROVED	DESIGNED	TESTED	ASSEMBLED
DATE	DATE	DATE	DATE


27128/27256		27128/27256	
16	16	16	16
15	15	15	15
14	14	14	14
13	13	13	13
12	12	12	12
11	11	11	11
10	10	10	10
9	9	9	9
8	8	8	8
7	7	7	7
6	6	6	6
5	5	5	5
4	4	4	4
3	3	3	3
2	2	2	2
1	1	1	1
0	0	0	0
15	15	15	15
14	14	14	14
13	13	13	13
12	12	12	12
11	11	11	11
10	10	10	10
9	9	9	9
8	8	8	8
7	7	7	7
6	6	6	6
5	5	5	5
4	4	4	4
3	3	3	3
2	2	2	2
1	1	1	1
0	0	0	0




MULTITECH	
TITLE: MPF-PC/500-2	
UNIL OR OTHER	SHEETS OF 14
ASSEMBLY BOARD	PCB NO
DRAWING NO	P885965-2




MULTITECH			
TITLE MPF-PC/800-2			
UNIT OR MOTHER		SHEET6 OF14	
ASSEMBLY BOARD		PCB NO	
DRAWING NO		P805065-2	
DESIGN	CHKD	APPD	
7.5.91	7.5.91	7.5.91	7.5.91
11.5	11.5	11.5	11.5




MULTITECH			
TITLE: MPF-PC/906-2			
UNIT OR MOTHER BOARD		SHEETS OF 14	
ASSEMBLY BOARD		DRAWING NO	
098.10809.01		PCB NO	
098.10809.01		P885065-2	
APPD	CKD	APPD	CKD
APPD	CKD	APPD	CKD
APPD	CKD	APPD	CKD






MULTITECH			
TITLE: MPF-PC/900-2			
UNIT OR MOTHER			
ASSEMBLY BOARD			
DRAWING NO.	098.10811.01	PCE	PE
DESIGN	U78	U79	U77
DATE	11-11	11-11	11-11



MULTI-TECH			
TITLE: MPF-PC/980-2			
UNIT OR BOARD		SHEET 120F14	
ASSEMBLY BOARD		DRAWING NO	
090.10012.01		PCB NO	
P885065-2		APPROVED	
CKB		ALL	
APPROVED		DATE	
APPROVED		DATE	



S E R I A L / P A R A L L E L A D A P T E R

1 SERIAL PORT
1 PARALLEL PORT

AT/PC

I/O ADDRESS-MAP SERIAL/PARALLEL ADAPTER

	0 1 2 3 4 5 6 7 8 9 A B C D E F	USED ON
270 H	X X X X X X X I PARALLEL PORT 2	AT
280 H		
290 H		
2A0 H		
2B0 H		
2C0 H		
2D0 H		
2E0 H		
2F0 H	X X X X X X X I SERIAL PORT 2	PC, AT
300 H		
310 H		
320 H		
330 H		
340 H		
350 H		
360 H		
370 H	X X X X X X X I PARALLEL PORT 1	PC, AT
380 H		
390 H		
3A0 H		
3B0 H	MONOCHR.DISPLAY I PARALLEL PORT 0	PC, AT
3C0 H		
3D0 H		
3E0 H		
3F0 H	DISKETTE CONTR. I SERIAL PORT 1	PC, AT

INTERRUPTS SERIAL/PARALLEL ADAPTER


INTERRUPT	USED ON
IRQ 3	SERIAL PORT 2 (PC, AT)
IRQ 4	SERIAL PORT 1 (PC, AT)
IRQ 5	PARALLEL PORT 2 (AT)
IRQ 7	PARALLEL PORT 1 (PC, AT)
IRQ 7	PARALLEL PORT 0 (PC, AT)

I/O ADDRESS PARALLEL 2, PARALLEL 1, PARALLEL 0

HEX	A9 A8	A7 A6 A5 A4	A3 A2 A1 A0	REGISTER SELECT	
278	1 0	0 1 1 1	1 0 0 0	DATA LATCH R/W	P A R A L L E L 2
279	1 0	0 1 1 1	1 0 0 1	STATUS R	
27A	1 0	0 1 1 1	1 0 1 0	CONTROL R/W	
27B	1 0	0 1 1 1	1 0 1 1		
27C	1 0	0 1 1 1	1 1 0 0	DATA LATCH R/W	
27D	1 0	0 1 1 1	1 1 0 1	STATUS R	
27E	1 0	0 1 1 1	1 1 1 0	CONTROL R/W	
27F	1 0	0 1 1 1	1 1 1 1		
378	1 1	0 1 1 1	1 0 0 0	DATA LATCH R/W	P A R A L L E L 1
379	1 1	0 1 1 1	1 0 0 1	STATUS R	
37A	1 1	0 1 1 1	1 0 1 0	CONTROL R/W	
37B	1 1	0 1 1 1	1 0 1 1		
37C	1 1	0 1 1 1	1 1 0 0	DATA LATCH R/W	
37D	1 1	0 1 1 1	1 1 0 1	STATUS R	
37E	1 1	0 1 1 1	1 1 1 0	CONTROL R/W	
37F	1 1	0 1 1 1	1 1 1 1		
38C	1 1	1 0 1 1	1 1 0 0	DATA LATCH R/W	P A R A L 0
38D	1 1	1 0 1 1	1 1 0 1	STATUS R	
38E	1 1	1 0 1 1	1 1 1 0	CONTROL R/W	
38F	1 1	1 0 1 1	1 1 1 1		

I/O ADDRESS SERIAL 2, SERIAL 1

HEX	A9 A8	A7 A6 A5 A4	A3 A2 A1 A0	REGISTER SELECT	
2F8	1 0	1 1 1 1	1 0 0 0	TX/RX BUFF. R/W	S
2F9	1 0	1 1 1 1	1 0 0 1	INTR ENABLE REG.	E
2FA	1 0	1 1 1 1	1 0 1 0	INTR IDENT. REG.	R
2FB	1 0	1 1 1 1	1 0 1 1	LINE CONTR. REG.	I
2FC	1 0	1 1 1 1	1 1 0 0	MODEM CONTR. REG.	A
2FD	1 0	1 1 1 1	1 1 0 1	LINE STATUS REG.	L
2FE	1 0	1 1 1 1	1 1 1 0	MODEM STAT. REG.	2
2FF	1 0	1 1 1 1	1 1 1 1	RESERVED	
3F8	1 1	1 1 1 1	1 0 0 0	TX/RX BUFF. R/W	S
3F9	1 1	1 1 1 1	1 0 0 1	INTR ENABLE REG.	E
3FA	1 1	1 1 1 1	1 0 1 0	INTR IDENT. REG.	R
3FB	1 1	1 1 1 1	1 0 1 1	LINE CONTR. REG.	I
3FC	1 1	1 1 1 1	1 1 0 0	MODEM CONTR. REG.	A
3FD	1 1	1 1 1 1	1 1 0 1	LINE STATUS REG.	L
3FE	1 1	1 1 1 1	1 1 1 0	MODEM STAT. REG.	1
3FF	1 1	1 1 1 1	1 1 1 1	RESERVED	



PARALLEL 0 SELECT:

PARALLEL 1 SELECT:

PARALLEL 2 SELECT:

J 2

1 * 2
3 * 4
5 * 6
7 * 8
9 * 10

J 2

1 * 2
3 * 4
5 * 6
7 * 8
9 * 10

J 2

1 * 2
3 * 4
5 * 6
7 * 8
9 * 10

Standard

SERIAL 1 SELECT:

SERIAL 2 SELECT:

J 3

1 * 2
3 * 4
5 * 6
7 * 8

J 3

1 * 2
3 * 4
5 * 6
7 * 8

Standard

SPECIFICATIONS SERIAL/PARALLEL ADAPTER

CHARACTERISTICS OUTPUT DRIVER	
PARALLEL DATA, PROCESSOR IRD	
SINK CURRENT	24.0 mA I MAX
SOURCE CURRENT	-2.6 mA I MAX
HIGH-LEVEL OUTPUT VOLTAGE	2.4 Vdc I MIN
LOW -LEVEL OUTPUT VOLTAGE	0.4 Vdc I MAX
PARALLEL CONTROL	
SINK CURRENT	16.0 mA I MAX
SOURCE CURRENT	0.55 mA I MAX
HIGH-LEVEL OUTPUT VOLTAGE	5.0 Vdc I -PU
LOW -LEVEL OUTPUT VOLTAGE	0.4 Vdc I MAX
PARALLEL PROCESSOR INTERFACE	
SINK CURRENT	24.0 mA I MAX
SOURCE CURRENT	-15.0 mA I MAX
HIGH-LEVEL OUTPUT VOLTAGE	2.0 Vdc I MIN
LOW -LEVEL OUTPUT VOLTAGE	0.5 Vdc I MAX

SERIAL INTERFACE		
ON SPACING CONDITION (BIN.0, POS.VOLTAGE)		
OFF MARKING CONDITION (BIN.1, NEG.VOLTAGE)		
ABOVE	+15 Vdc	INVALID
	+ 3 Vdc TO +15 Vdc	ON
	- 3 Vdc TO + 3 Vdc	INVALID
	- 3 Vdc TO -15 Vdc	OFF
BELOW	-15 Vdc	INVALID


CONNECTORS ON EXTENSION REAR PANEL

SERIAL I/O CONNECTOR (9 PIN D-SHELL)

SIGNAL (EIA)	PIN	PIN	SIGNAL (EIA)
CARRIER DETECT--(M5)---	1*	*6---(M1)---	DATA SET READY
RECEIVE DATA----(D2)---	2*	*7---(S2)---	REQUEST TO SEND
TRANSMIT DATA---(D1)---	3*	*8---(M2)---	CLEAR TO SEND
DATA TERM. READY-(S1)---	4*	*9---(M3)---	RING INDICATOR
SIGNAL GROUND----(E2)---	5*		

PARALLEL I/O CONNECTOR (25 PIN D-SHELL)

SIGNAL	PIN	PIN	SIGNAL
SLCT (SELECT)-----13*		*25-----	GROUND
PE (PAPER END)-----12*		*24-----	GROUND
BUSY (PRINTER BUSY)---11*		*23-----	GROUND
/ACK (PRN. ACKNOWLEDGE)-10*		*22-----	GROUND
DATA BIT 7-----9*		*21-----	GROUND
DATA BIT 6-----8*		*20-----	GROUND
DATA BIT 5-----7*		*19-----	GROUND
DATA BIT 4-----6*		*18-----	GROUND
DATA BIT 3-----5*		*17---	SLCT IN (SELECT IN)
DATA BIT 2-----4*		*16- /INIT (PRINTER START)	
DATA BIT 1-----3*		*15 /ERROR (PRINTER ERROR)	
DATA BIT 0-----2*		*14-----	/AUTO FEED XT
/STROBE-----1*			



DIAGNOSTIC WRAP PLUG PARALLEL I/O (25 PIN)

CONNECTIONS:


PIN 17	-	PIN 11
/SLCT.IN	-	BUSY

PIN 16	-	PIN 10
/INIT	-	/ACK

PIN 15	-	PIN 2
/ERROR	-	DATA 0

PIN 14	-	PIN 12
/AUTOFCXD	-	PE

PIN 13	-	PIN 1
SLCT	-	/STROBE




DIAGNOSTIC WRAP PLUG SERIAL I/O (9 PIN)

CONNECTIONS:

PIN 2	-	PIN 3	-	PIN 9
RXD(D2)	-	TXD(D1)	-	RI(M3)

PIN 7	-	PIN 8	-	PIN 1
RTS(S2)	-	CTS(M2)	-	CD(M5)

FIN 6	-	FIN 4
DER(M1)	-	DTR(S1)



Pin 9 abnormal
10-03-86 80

DATE 03-19-1986

CDM - MACHINE - TYPE : PC AT, PC 10/20

 DESIGNED BY : H. SCHMIDT

 FPLA TYPE : M 82 S 100

 LOCATION (BOARD/UNIT-NO) : SERIAL/PARALLEL ADAPTER/U 1

 FUNCTION OF FPLA : I/O DECODER, READ/WRITE ACI,
 ----- DIR TRANSCEIVER
 REMARKS : ---

INPUT AND OUTPUT SIGNALS:

PIN NO.	IN-TERM	NAME	PIN NO.	OUT	NAME
20	15	SEL P1	10	7	/WPA
21	14	SEL P2	11	6	/WPC
22	13	SEL S1	12	5	/RPA
23	12	/IOR	13	4	/RPE
24	11	/IOW	15	3	/RPC
25	10	AEN	16	2	/IOR ACI
26	9	A9	17	1	/IOW ACI
27	8	A8	18	0	/RDI
2	7	A7			
3	6	A6			
4	5	A5			
5	4	A4			
6	3	A3	1	FE	GND
7	2	A2	14	GND	GND
8	1	A1	19	/CE	GND
9	0	A0	26	VCC	+5V

```


*A LLLLLLLL ;ACTIVE OUTPUT LEVELS
*P 00 *I --LLHLHHHHHHH--- *F .....A.A ;READ COM 1
*P 01 *I --HLHLHLHHHHH--- *F .....A.A ;READ COM 2
*P 02 *I HL-LHLHHHLHHHHHL *F ....A..A ;READ PAR.0 CONTROL
*P 03 *I LH-LHLHHLHHHH-HL *F ....A..A ;READ PAR.1 CONTROL
*P 04 *I LL-LHLHLLHHHH-HL *F ....A..A ;READ PAR.2 CONTROL
*P 05 *I HL-LHLHHHLHHHHHLH *F ...A...A ;READ PAR.0 STATUS
*P 06 *I LH-LHLHHLHHHH-LH *F ...A...A ;READ PAR.1 STATUS
*P 07 *I LL-LHLHLLHHHH-LH *F ...A...A ;READ PAR.2 STATUS
*P 08 *I HL-LHLHHHLHHHHLL *F ..A....A ;READ PAR.0 DATA
*P 09 *I LH-LHLHHLHHHH-LL *F ..A....A ;READ PAR.1 DATA
*P 10 *I LL-LHLHLLHHHH-LL *F ..A....A ;READ PAR.2 DATA
*P 11 *I --LHLLHHHHHHH--- *F .....A. ;WRITE COM 1
*P 12 *I --HHLLHLHHHHH--- *F .....A. ;WRITE COM 2
*P 13 *I HL-HLLHHHLHHHHHL *F .A..... ;WRITE PAR.0 CONTROL
*P 14 *I LH-HLLHHLHHHH-HL *F .A..... ;WRITE PAR.1 CONTROL
*P 15 *I LL-HLLHLLHHHH-HL *F .A..... ;WRITE PAR.2 CONTROL
*P 16 *I HL-HLLHHHLHHHHLL *F A..... ;WRITE PAR.0 DATA
*P 17 *I LH-HLLHHLHHHH-LL *F A..... ;WRITE PAR.1 DATA
*P 18 *I LL-HLLHLLHHHH-LL *F A..... ;WRITE PAR.2 DATA
*P 19 *I 000000000000000000 *F AAAAAAAAA ;
*P 20 *I 000000000000000000 *F AAAAAAAAA ;
*P 21 *I 000000000000000000 *F AAAAAAAAA ;
*P 22 *I 000000000000000000 *F AAAAAAAAA ;
*P 23 *I 000000000000000000 *F AAAAAAAAA ;
*P 24 *I 000000000000000000 *F AAAAAAAAA ;
*P 25 *I 000000000000000000 *F AAAAAAAAA ;
*P 26 *I 000000000000000000 *F AAAAAAAAA ;
*P 27 *I 000000000000000000 *F AAAAAAAAA ;
*P 28 *I 000000000000000000 *F AAAAAAAAA ;
*P 29 *I 000000000000000000 *F AAAAAAAAA ;
*P 30 *I 000000000000000000 *F AAAAAAAAA ;
*P 31 *I 000000000000000000 *F AAAAAAAAA ;
*P 32 *I 000000000000000000 *F AAAAAAAAA ;
*P 33 *I 000000000000000000 *F AAAAAAAAA ;
*P 34 *I 000000000000000000 *F AAAAAAAAA ;
*P 35 *I 000000000000000000 *F AAAAAAAAA ;
*P 36 *I 000000000000000000 *F AAAAAAAAA ;
*P 37 *I 000000000000000000 *F AAAAAAAAA ;
*P 38 *I 000000000000000000 *F AAAAAAAAA ;
*P 39 *I 000000000000000000 *F AAAAAAAAA ;
*P 40 *I 000000000000000000 *F AAAAAAAAA ;
*P 41 *I 000000000000000000 *F AAAAAAAAA ;
*P 42 *I 000000000000000000 *F AAAAAAAAA ;
*P 43 *I 000000000000000000 *F AAAAAAAAA ;
*P 44 *I 000000000000000000 *F AAAAAAAAA ;
*P 45 *I 000000000000000000 *F AAAAAAAAA ;
*P 46 *I 000000000000000000 *F AAAAAAAAA ;
*P 47 *I 000000000000000000 *F AAAAAAAAA ;

```


S E R I A L / P A R A L L E L A D A P T E R

1 SERIAL PORT
1 PARALLEL PORT

AT/PC



NOTE: CIVIL SERVICE 3 (U11)

TOTAL TAXES

Exam By:

הנהגות:

DATE _____

DATE _____

ΕΛΛΗΝΙΚΗ

המחלקה הכלכלית

Pr 117

2110

[illegible]



**Elektro-
Elektronik GmbH**

Model No: RW - SNT 220/001

RW Elektro-Elektronik GmbH

Peiner Str. 237, 3320 Salzgitter 1 / West-Germany

Telex : 9 54 534 cgmrw
Telefon : 0 53 41 / 6 14 44-45
Fax : 0 53 41 / 6 14 44

S p e c i f i c a t i o n

1. Generalities

1.1 Efficiency	(full load)	70 % type
1.2 MTBF	35° C ambient air, nominal line, all outputs at 75 % load	50 000 hrs min
1.3 Operating Temperature	(full output power)	0 - 60° C
1.4 Storage Temperature		- 40° ... + 70° C
1.5 Hold-up Time	(minmum input 180 VAC, all outputs 75 % load)	10 msec min
1.6 EMI Filter	An internal EMI filter is required at the input of the power supply	

2. Input

2.1 AC nominal Input Voltage 230 V AC

2.1 AC Input Voltage range 180 - 270 V AC

2.2 AC Input Frequency 50 - 60 Hz

2.3 Input Surge Protection 3 KV, 25 A for 35 μ s

2.4 Maximum of Inrush current 100 A

3. Output

3.1 Continuous Output Power:

- a) + 5 V / 3,0 - 20,0 A
- b) + 12 V / 0,0 - 8,0 A
- c) - 12 V / 0,0 - 0,3 A
- d) - 5 V / 0,0 - 0,3 A

3.2 Regulation:

- (Note 3)
- a) + 5 V - 4% / +5%
- b) + 12 V - 4% / + 5%
- c) - 12 V +/- - 5%
- d) - 5 V +/- - 5%

3.3 Ripple & Noise: (Note 3)

- a) + 5 V 50 mVpp max
- b) + 12 V 100 mVpp max
- c) - 12 V 100 mVpp max
- d) - 5 V 100 mVpp max

3.4 + 5 V DC Range: +/- 5%

3.5 + 5 V DC Initial Setting +/- 1%

(at nominal input voltage with:

- a) + 5 V , 3,0 A
- b) + 12 V , 0,0 A
- c) - 12 V , 0,0 A
- d) - 5 V , 0,0 A

3.6 Overvoltage Protection: (Note 4)

- a) + 5 V : 6.0 VDC max
- b) + 12 V : + 12 V + 15 %

3.7 Overcurrent Protection:

The unit withstands a short circuit
(100 milliohm) condition on any or all
outputs for an indefinite duration
without damage.

3.8 Transient Response at all outputs: +/- 2%

(in following test condition:

- a) + 5 V , 5.0 A
- b) + 12 V , I = 1.0 A)

3.9 Power-good Signal: (Note 5)

The unit generates a power good signal,
which indicates, that all power outputs
are settled.

4. Notes

- 4.1 Total regulation is defined as the total maximum plus or minus percent deviation of the power supply from the specified nominal output level caused by any combination of variations of the following parameters over their specified ranges:

AC Input Voltage
Cross Regulation
Load Regulation
Temperature
Ripple & Noise

- 4.2 Cross and load regulation are defined for the load ranges, defined in § 3.1.
- 4.3 Ripple & noise is measured at full rated load and is the peak to peak combining both the ripple and noise levels of each output.
(Measurement to be made directly at the output connector.)
- 4.4 In overvoltage protection, all outputs must be protected but not necessarily individually. Overvoltage on any output will cause a latched shutdown of the entire supply.
- 4.5 The power good signal is an open collector output, which is TTL compatible and able to sink 3.2 mA.

The power good signal goes high when the + 5 V , + 12 V , - 5 V output are above the minimum level (shown in the table below) and has a turn-on delay of 500 ms.

Output	Sense level
+ 5 V	+ 4.5 V
+ 12 V	+ 10.8 V
- 12 V	- 10.4 V
- 5 V	- 3.75 V

Conn.	Pin	Size AWG	Wire Colour	Voltage or Use	Unit	Cable Length (mm)
CN 1	1 2 3 4 5 6	18 18 18 18 18 18	Brown Yellow Orange Red Blue Blue	Pwr good + 5 V + 12 V - 12 V GND GND	CPU	220
CN 2	1 2 3 4 5 6	18 18 18 18 18 18	Blue Blue Green Yellow Yellow Yellow	GND GND - 5 V + 5 V + 5 V + 5 V	CPU	220
CN 3/4	1 2 3 4	18 18 18 18	Orange Blue Blue Yellow	+ 12 V GND GND + 5 V	Floppy #1	330/170
CN 5/6	1 2 3 4	18 18 18 18	Orange Blue Blue Yellow	+ 12 V GND GND + 5 V	Floppy #2	330/170

5.2 Connector Schedule

Conn.	Vendor	Housing	Pin	Notes
CN 1/2	Burndy	GTC 6P-1	PCK 18-2TR9	
CN 3/4/5/6	J.S.T.	LCP-04	SLC-21T-2.0	

1) Systemabhaengige (BIOS) aktuelle Adresse fuer Harddisktyp

```

                                LO HI  LO HI
0000:0100  05 EC 00 F0 11 E4 00 F0 - 7E 83 00 F0 7E 83 00 FF
                                SegLO SegHI

```

2) Tabelle im BIOS

[illegible]

ab Type 16 aufwaerts immer FF

CY = Anzahl der Zylinder

PC = Precompensation

PZ = Park-Zone

HE = Anzahl der Koepfe

CB = Control Byte (mehr als 8 Koepfe)

ST = Anzahl der Sektoren pro Track

Type	Zylinder	Koepfe
1	306	4
2	615	4
3	615	6
4	940	8
5	940	6
6	615	4
7	462	8
8	733	5
9	900	15
10	820	3
11	855	5
12	855	7
13	306	8
14	733	7
15	977	5

Tandon TH 262 Type 6

NEC DS126 Type 2



This was brought to you

from the archives of

<http://retro-commodore.eu>